Reducing the Test Data Volume by Enhanced Compression Code

Devi Sowndarya.K.K, ; Kalamani.C ,; Dr.K.Paramasivan ,

SOC, Integrated coding, FSM, Test Data Compression, efficiency

Because of the increased design complexity and advanced fabrication technologies, number of tests and corresponding test data volume increases rapidly. As the large size of test data volume is becoming one of the major problems in testing System on- a-Chip (SOC). Test data volume reduction is an important issue for the SOC designs. Several compression coding schemes had been proposed in the past. Run Length Coding was one of the most familiar coding methodologies for test data compression. Golomb coding was used in existing compression side. The compression ratio of golomb code was found to be lesser than the combined Alternative Variable Run-length code (AVR) and nine code compression (9C) methods. The proposed combined AVR and 9C codes are used for reducing the test data volume. The experiment is conducted for proposed methods using ISCAS’89 benchmark circuits. The experimental results shows that, the proposed method is highly efficient when compared with the existing methods.
    [1] Abramovici, M., Breuer, M.A. and Friedman, A.D. (1990). Digital System Testing and Testable Design, IEEE press. The Institute of EEE, Inc. [2] Aiman, H., El-Maleh, Raslan, H. and Al-Abaji. (2002). Extended Frequency-Directed Run-Length Code with Improved Application to System-on –a-Chip Test Data Compression, Int. Conf: on Electronics, Circuits and Systems, 2:449-452. [3] Chandra, A., Chakrabarty, K. (2001). Frequency-directed run-length (FDR) codes with application to System-on-a-Chip test data compression, in Proc. VLSI Test Symp., pp.42-47. [4] Chandra, A., Chakrabarty, K. (2002). Reduction of SOC Test Data Volume, Scan Power and Testing Time Using Alternative Run-length Codes, DAC’02: Proceeding of the 39th conference on Design automation. [5] Jin Shang and Liyong Zhang (2013). Test Data Compression Scheme Based on Compatible Data Block Coding, Information Technology Journal 12(1): 204-208. [6] Kalamani, C. and Paramasivam, K. (2013). Survey of Low PowerTesting Using Compression Techniques, IJECT Vol 4, Issue 4. [7] Kalamani, C. and Paramasivam, K. (2014). A Combined Compatible Block Coding and Run Length Coding Techniques for Test Data Compression, World Applied Sciences Journal 32 (11): 2229-2233. [8] Lei, S., Hou, X., Shao, Z., Liang, F. (2008). A Class of SIC circuits: Theory and application in BIST design, IEEE Trans. Circuit system II 55(2) pp. 161-165. [9] Pranab K. Nag., Anne Gattiker. and Sichao Wei. (2002). Modelling the Economics of Testing: A DFT Perspective, in IEEE Design & Test of Computers. [10] Priyanka Kalode and Richa Khandelwal (2012). Test Data Compression Based on Golomb, Signal & Image Processing: AnInternational Journal (SIPIJ) Vol.3, No.2. [11] Shurti Chadha and Harpreet Vohra. (2015). Enhanced Compression Code for SOC Test Data Volume Reduction, IJCEM International Journal of Computational Engineering & Management, Vol. 18 Issue 3, pp. 14-18. [12] Tehranipoor, M., Nourani, M., Chakrabarty, K. (2005). Nine-coded compression technique for testing embedded cores in SoC’s, IEEE Tranx.Very Large Scale Integr. (VLSI) Syst.13 (6)719-730. [13] TAUBA, N.A. (2016). Survey of Test Vector Compression Techniques, IEEE transaction Design & Test of Computers, pp. 294-303. [14] Usha, S. Mehta, Kankar, S. Dasgupta. and Niranjan, M. Devashrayee. (2010). Hamming distance based reordering and column wise bit stuffing with difference vector: A better scheme for test data compression with run-length based codes, 23rd International Conference on VLSI design. [15] Ye, B., Zhao, Q., Zhou, D., Wang, X., Luo, M. (2011). Test data compression using alternative variable run-length code, Integr.VLSIJ.44 (2)103-110.
Paper ID: GRDCF002064
Published in: Conference : International Conference on Innovations in Engineering and Technology (ICIET - 2016)
Page(s): 452 - 457